

Applicant : Takeshi Osada
Serial No. : 10/724,835
Filed : December 2, 2003
Page : 8 of 13

Attorney's Docket No.: 12732-184001

Amendments to the Drawings:

The attached replacement sheet of drawings includes changes to Fig. 7A and replaces the original sheet including Figs. 7A and 7B.

In Figure 7A, the legend "Prior Art" has been added.

Attachments following last page of this Amendment:

Replacement Sheet (1 page)

REMARKS

Claims 1-8 are pending, with claims 1, 3, 5, and 8 being independent.

Applicant appreciates the Examiner's concern about the references listed in the specification. These references were provided in the Information Disclosure Statement filed on December 2, 2003.

In response to the Examiner's request regarding Fig. 7A, applicant has amended Fig. 7A to add the legend "Prior Art." In response to the Examiner's request regarding inclusion of the reference numbers "113," "114," and "115," applicant has amended the specification at page 6 to correct these numbers to be, respectively, "103," "104," and "105," all of which are found in the drawings. Accordingly, applicant requests withdrawal of this objection.

In response to the Examiner's objection regarding the specification, applicant has amended the passages at page 1, line 18 and page 3, line 4 to correct the typographical errors. Accordingly, applicant requests withdrawal of this objection.

In response to the Examiner's objection regarding claims 6 and 7, applicant has amended these claims to now recite "An image display device ...". Accordingly, applicant requests withdrawal of this objection.

Independent claim 1 recites an image display device including a pixel portion having a display region and a testing region. The display region and the testing region include a first pixel circuit and a second pixel circuit, respectively. Each of the first and second pixel circuits includes a data signal line, a scanning line, a driver transistor, and a switching transistor provided between the data signal line and a gate electrode of the driver transistor. A gate electrode of the switching transistor is electrically connected to the scanning line. The driver transistor of the first pixel circuit is provided between a current supply line and a light emitting element, and the driver transistor of the second pixel circuit is provided between the current supply line and a testing terminal.

Independent claim 3 recites an image display device including a pixel portion having a display region and a testing region. The display region and the testing region include a first pixel circuit and a second pixel circuit, respectively. The first pixel circuit includes a data signal line,

a scanning line, a driver transistor provided between a current supply line and a light emitting element, and a switching transistor provided between the data signal line and a gate electrode of the driver transistor. The second pixel circuit includes the data signal line, the scanning line, and the switching transistor provided between the data signal line and a testing output terminal. A gate electrode of the switching transistor of the first pixel circuit is electrically connected to the scanning line.

Independent claim 5 recites an image display device including a pixel portion having a display region and a testing region. The display region and the testing region include a first pixel circuit and a second pixel circuit, respectively. Each of the first and second pixel circuits includes a data signal line, a scanning line, a driver transistor, and a switching transistor provided between the data signal line and a gate electrode of the driver transistor. A gate electrode of the switching transistor is electrically connected to the scanning line. The driver transistor of the first pixel circuit is provided between a current supply line and a light emitting element, and the driver transistor of the second pixel circuit is provided between the current supply line and a testing terminal. The scanning line is placed in a selected state to provide a conduction to the switching transistor in the second pixel circuit and a drain current of the driver transistor is outputted to the testing output terminal according to the signal outputted to the data signal line.

Independent claim 8 recites an image display device including a pixel portion having a display region and a testing region. The display region and the testing region include a first pixel circuit and a second pixel circuit, respectively. The first pixel circuit includes a data signal line, a scanning line, a driver transistor provided between a current supply line and a light emitting element, and a switching transistor provided between the data signal line and a gate electrode of the driver transistor. The second pixel circuit includes the data signal line, the scanning line, and the switching transistor provided between the data signal line and a testing output terminal. A gate electrode of the switching transistor of the first pixel circuit is electrically connected to the scanning line. The scanning line is placed in a selected state to provide a conduction to the switching transistor in the second pixel circuit and output the signal which is outputted to the data signal line to the testing output terminal.

Claims 1-8 have been rejected as being anticipated by Figs. 3, 4, 7A, and 7B (the Admitted Prior Art) shown in applicant's disclosure. Applicant requests withdrawal of this rejection because the anticipation rejection is improper and because the Admitted Prior Art fails to describe or suggest a second pixel circuit within a pixel portion and including either a driver transistor provided between a current supply line and a testing terminal (claims 1, 2, and 5-7) or a switching transistor provided between a data signal line and a testing output terminal (claims 3, 4, and 8).

First, the anticipation rejection is improper because the examiner has combined features described in the image display device of Figs. 7A and 7B with features described in the image display device of Fig 3. When combining two implementations in this manner, the Examiner cannot rely on 35 U.S.C. §102(a), which requires that all the features be found in a single prior art reference. See MPEP §2131. In making this anticipation rejection, the Examiner has apparently combined the features from the first reference (the image display device of Figs. 7A and 7B) with the features from the second reference (the image display device of Fig. 3). If the Examiner wishes to maintain a rejection based on these two references, then a prima facie case of obviousness must be established under 35 U.S.C §103, and the Examiner must provide some motivation for modifying the image display device of Figs 7A and 7B using the image display device of Fig. 3. Absent the provision of such motivation, an obviousness rejection cannot be made.

Second, the Admitted Prior Art fails to describe or suggest all of the features of the claims. In particular, the Admitted Prior Art describes a pixel portion having a first pixel and a second pixel. See the specification at page 1, lines 26-29. The pixels include a data signal line 711, a scanning line 712, a current supply line 717, a switching TFT 713, a driver TFT 714, a capacitor 715, and a power source line 718. See the specification at page 2, lines 9-13 and Figs. 7A and 7B. The driver TFT 714 is provided between the current supply line 717 and a light emitting element 716 in the first pixel. See the specification at page 2, lines 21-26 and Fig. 7A. The second pixel does not include the light emitting element 716. See the specification at page 2, lines 26-28. However, there is no suggestion in the Admitted Prior Art that the driver TFT

714 within the second pixel would be provided between the current supply line 717 and a testing terminal or that the switching TFT 713 within the second pixel would be provided between the data signal line 711 and a testing output terminal. There is no suggestion that the image display device of Figs 7A and 7B includes a testing terminal.

The Examiner points to Fig. 3 of the Admitted Prior Art as somehow showing connection to a testing terminal within a second pixel, as shown in Fig. 7B. However, while the image display device shown in Fig. 3 describes a testing circuit 311, there is nothing in the image display device shown in Fig. 3 that would suggest a second pixel within the testing circuit 311 and having a scanning line, a driver transistor, or a switching transistor, as required by claims 1-8. Rather, the testing circuit in the image display device shown in Fig. 3 merely includes an analog switch 313 and a switch driver circuit 312, both of which are outside the pixel portion. See the specification at Fig. 3. Therefore, the image display device in Fig. 3 lacks a driver transistor provided between a current supply line and a testing terminal or a switching transistor provided between a data signal line and a testing output terminal.

For at least these reasons, claims 1, 3, 5, and 8 are allowable over the Admitted Prior Art. Claims 2, 4, 6, and 7 depend from one of claims 1, 3, 5, and 8 and are allowable for at least the reasons that claims 1, 3, 5, and 8 are allowable.

Applicant : Takeshi Osada
Serial No. : 10/724,835
Filed : December 2, 2003
Page : 13 of 13

Attorney's Docket No.: 12732-184001

Enclosed is a \$120 check for the Petition for a one month Extension of Time fee. Please apply any other charges or credits to deposit account 06-1050.

Respectfully submitted,

Date: November 14, 2005

/Diana DiBerardino/
Diana DiBerardino
Reg. No. 45,653

Fish & Richardson P.C.
1425 K Street, N.W.
11th Floor
Washington, DC 20005-3500
Telephone: (202) 783-5070
Facsimile: (202) 783-2331

40309242.doc